Semiconductor memory device in which leakage current from defect

Details Semiconductor memory device in which leakage current from defect Semiconductor memory device in which leakage current from defect

1996-06-21

1997-09-30

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Precharge

365200, 36518911, G11C 700

Patent

active

056732317

ABSTRACT:
A bit line precharge potential supply interconnection and a bit line pair are connected via N channel MOS transistors in which the gate potentials are controlled by an equalizing signal and a P channel MOS transistor which is in connection with the connection point of N channel MOS transistors. The P channel MOS transistor has its gate connected to a column selecting line. When there is a failure due to short-circuit between a bit line and a word line, the column selecting line is set such that it would be at "H" level during the standby period by disconnecting a fuse element. Accordingly, the connection between the bit line pair and the precharge potential supply interconnection is cut off during the standby period, preventing generation of leakage current and thus suppressing increase in power consumption.

REFERENCES:
patent: 5349557 (1994-09-01), Yoshida
patent: 5390150 (1995-02-01), Kwak et al.
Tadahiko Sugibayashi et al, A 1Gb DRAM for File Applications, IEEE International Solid-State Circuits Conference, 1995, pp. 254-255.

Affiliated with

Also associated with

Rating

Semiconductor memory device in which leakage current from defect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device in which leakage current from defect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device in which leakage current from defect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2261967