Semiconductor memory device having redundancy circuit portion

Details Semiconductor memory device having redundancy circuit portion Semiconductor memory device having redundancy circuit portion

1987-01-21

1988-07-12

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365210, G11C 1140

Patent

active

047574747

ABSTRACT:
A semiconductor memory device includes a redundancy circuit having upper address bit input terminals receiving upper address bit, lower address bit input terminals receiving lower address bits, a regular memory cell array having a plurality of word lines and bit lines, and a plurality of memory cells are arranged at each intersection of the word and bit lines. A redundancy memory cell array is provided having a plurality of word and bit lines, and a plurality of memory cells are arranged at each intersection of the word and bit lines. The capacity of the redundancy memory cell array being smaller than the regular memory cell array. A first selection circuit selects a word or bit line in the regular memory cell array in accordance with the upper and lower address bits. A second selection circuit select a word or bit line in the redundancy memory cell array in accordance with the lower address bits. A redundancy address programming circuit programs the upper address bits corresponding to defective memory cells in the regular memory cell array. A control circuit compares the input upper address bits with the programmed upper address bits and controls the first and second selection circuits to inhibit the selection of the word or bit lines in the regular memory cell array. A predetermined word or bit line in the redundancy memory cell array is selected therefor when each of the input upper address bits coincides with each of the programmed upper address bits.

REFERENCES:
patent: 4051354 (1977-09-01), Choate
patent: 4380066 (1983-04-01), Spencer et al.
Bipolar-Transistor Type Semiconductor Memory Device Having Redundancy Configuration, Tomoharu Awaya et al., U.S. Ser. No. 788,587, filed 10/17/85.
Bipolar-Transistor Type Random Access Memory Device Having Redundancy Configuration, Isao Fukushi et al., U.S. Ser. No. 788,458, filed 10/17/85.

Affiliated with

Also associated with

Rating

Semiconductor memory device having redundancy circuit portion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having redundancy circuit portion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having redundancy circuit portion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-668646