Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2006-12-05
2006-12-05
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Precharge
C365S222000
Reexamination Certificate
active
07145820
ABSTRACT:
Disclosed is a semiconductor memory device capable of reducing chip area by precharging all banks simultaneously. The semiconductor memory device includes: a command decoder for generating an auto refresh signal in response to an external command; an active information signal generator for generating an active information signal in response to a bank grouping signal when the auto refresh signal is activated; a tRAS controller for generating a tRAS control signal for each bank in response to an activated bank active detection signal, wherein the tRAS control signal maintains an active state during a row active time; a precharge information signal generator for generating a precharge information signal in response to the tRAS control signal of a last activated bank; and a bank control signal generator for generating a bank active signal in response to the active information signal and generates a bank precharge signal in response to the precharge information signal, respectively.
REFERENCES:
patent: 6178130 (2001-01-01), Tsern et al.
patent: 6343036 (2002-01-01), Park et al.
patent: 6597616 (2003-07-01), Tsern et al.
patent: 6661721 (2003-12-01), Lehmann et al.
patent: 6740433 (2004-05-01), Senner
patent: 2004/0006665 (2004-01-01), Moss
patent: 11-045570 (1999-02-01), None
patent: 10-0184510 (1998-12-01), None
patent: 10-2002-0008878 (2002-02-01), None
Kwack Seung-Wook
Kwak Jong-Tae
LandOfFree
Semiconductor memory device for reducing chip area does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device for reducing chip area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device for reducing chip area will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3715437