Semiconductor memory device for low power system

Details Semiconductor memory device for low power system Semiconductor memory device for low power system

2006-10-24

2006-10-24

Nguyen, Tuan T. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Precharge

C365S207000, C365S210130

Reexamination Certificate

active

07126867

ABSTRACT:
A semiconductor memory device for outputting or storing a data in response to inputted address and command includes a first cell array for outputting the data to one of a bit line and a bit line bar; a first reference cell block for outputting a reference signal to the other of the bit line and the bit line bar; a sense amplifying block for sensing and amplifying a voltage difference between the bit line and the bit line bar; a first connection block for connecting or disconnecting the first cell array and the first reference cell block to the sense amplifying block; and a floating control block for floating the bit line and the bit line bar if a precharge command signal is activated.

REFERENCES:
patent: 5235550 (1993-08-01), Zagar
patent: 6078538 (2000-06-01), Ma et al.
patent: 6198677 (2001-03-01), Hsu et al.
patent: 6381191 (2002-04-01), Ooishi
patent: 6678199 (2004-01-01), Joo
patent: 6738300 (2004-05-01), Barth, Jr.
patent: 6801446 (2004-10-01), Choo et al.
patent: 6925022 (2005-08-01), Arimoto et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device for low power system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device for low power system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device for low power system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3651526