Semiconductor memory device for controlling write recovery time

Details Semiconductor memory device for controlling write recovery time Semiconductor memory device for controlling write recovery time

2006-06-06

2006-06-06

Tran, Michael (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S193000

Reexamination Certificate

active

07057951

ABSTRACT:
A semiconductor memory device includes a CAS latency mode detecting means for outputting a CAS latency control signal in response to a CAS latency mode; and an auto-precharge control means for controlling timing of an auto-precharge operation in response to the CAS latency control signal.

REFERENCES:
patent: RE36532 (2000-01-01), Kim
patent: RE37273 (2001-07-01), Shinozaki

Affiliated with

Also associated with

Rating

Semiconductor memory device for controlling write recovery time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device for controlling write recovery time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device for controlling write recovery time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3675226