Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Reexamination Certificate
2005-02-22
2005-02-22
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
C365S149000
Reexamination Certificate
active
06859403
ABSTRACT:
Drains of first and second transistors are connected to a low level line of an internal circuitry such as a sense amplifier related to determination of a potential in a memory cell. The first transistor has its gate diode-connected to a sense drive line and its source grounded. The second transistor receives at its gate an internally generated signal, and its source is grounded. In the standby state, the potential of the sense drive line is set higher than low level of said word lines by the threshold voltage Vthn of the first transistor and used as dummy GND potential Vss′, and in the active state, the second transistor is rendered conductive so as to prevent floating of the sense drive line from the dummy GND potential Vss′.
REFERENCES:
patent: 4100437 (1978-07-01), Hoff, Jr.
patent: 4398100 (1983-08-01), Tobita et al.
patent: 4679172 (1987-07-01), Kirsch et al.
patent: 4751679 (1988-06-01), Dehganpour
patent: 5274584 (1993-12-01), Henderson et al.
patent: 5299154 (1994-03-01), Oowaki et al.
patent: 5406516 (1995-04-01), Ihara et al.
patent: 5444659 (1995-08-01), Yokokura
patent: 5446697 (1995-08-01), Yoo et al.
patent: 5576987 (1996-11-01), Ihara et al.
patent: 5687123 (1997-11-01), Hidaka et al.
patent: 5943273 (1999-08-01), Hidaka et al.
patent: 60-52997 (1985-03-01), None
patent: 6-191499 (1985-09-01), None
patent: 62-208496 (1987-09-01), None
patent: 1-267892 (1989-10-01), None
patent: 2-246089 (1990-10-01), None
patent: 3-253000 (1991-11-01), None
patent: 4-199870 (1992-07-01), None
patent: 4-276381 (1992-10-01), None
patent: 4-70718 (1992-11-01), None
patent: 4-370963 (1992-12-01), None
patent: 5-012866 (1993-01-01), None
patent: 5-021738 (1993-01-01), None
patent: 5-28768 (1993-02-01), None
patent: 5-89673 (1993-04-01), None
patent: 5-89677 (1993-04-01), None
patent: 5-54265 (1993-08-01), None
patent: 5-198177 (1993-08-01), None
patent: 5-225780 (1993-09-01), None
patent: 6-21377 (1994-01-01), None
patent: 6-333386 (1994-12-01), None
ISSC 89/Digest of Technical Papers, Feb. 17, 1989, pp. 248-249.
Arimoto Kazutami
Asakura Mikio
Fujishima Kazuyasu
Hidaka Hideto
Ooishi Tsukasa
McDermott Will & Emery LLP
Renesas Technology Corp.
Tran Andrew Q.
LandOfFree
Semiconductor memory device capable of overcoming refresh... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of overcoming refresh..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of overcoming refresh... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3503133