Semiconductor memory device and method with two sense...

Details Semiconductor memory device and method with two sense... Semiconductor memory device and method with two sense...

2008-03-21

2011-11-01

Phung, Anh (Department: 2824)

Static information storage and retrieval

Read/write circuit

Precharge

C365S233110, C365S148000, C365S207000

Reexamination Certificate

active

08050124

ABSTRACT:
A semiconductor memory device includes: plural bit lines connected with plural memory cells, respectively; plural transfer lines allocated in common to the plural bit lines; sense amplifiers (SA1) and (SA2) connected to these transfer lines, respectively; and a control circuit making the sense amplifier (SA2) perform a converting operation during an amplifying operation performed by the sense amplifier (SA1). Because the plural sense amplifiers are allocated to the same bit lines, and these are operated in parallel in this way, data can be read at a high speed.

REFERENCES:
patent: 6181620 (2001-01-01), Agata et al.
patent: 6349054 (2002-02-01), Hidaka
patent: 6426905 (2002-07-01), Dennard et al.
patent: 6597626 (2003-07-01), Hirabayashi
patent: 7154788 (2006-12-01), Takemura et al.
patent: 7286429 (2007-10-01), Liaw et al.
patent: 09-180464 (1997-07-01), None
patent: 2005-158199 (2005-06-01), None
patent: 2006-024355 (2006-01-01), None
patent: 2006-031795 (2006-02-01), None
patent: 2006-294181 (2006-10-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device and method with two sense... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and method with two sense..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method with two sense... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4280703