Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-08-16
2011-08-16
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S315000, C257S316000, C257S317000, C438S264000
Reexamination Certificate
active
07998814
ABSTRACT:
A semiconductor memory devices and a method of fabricating the same includes sequentially stacking a tunnel insulating layer, a first nano-grain film, a conductive layer for a floating gate, and a second nano-grain film over a semiconductor substrate, forming a trench by etching the second nano-grain film, the conductive layer for the floating gate, the first nano-grain film, the tunnel insulating layer, and the semiconductor substrate, gap-filling the trench with an insulating layer, thus forming an isolation layer, and forming a third nano-grain film on sidewalls of the conductive layer for the floating gate.
REFERENCES:
patent: 5714766 (1998-02-01), Chen et al.
patent: 6936884 (2005-08-01), Chae et al.
patent: 7045854 (2006-05-01), Osabe et al.
patent: 7119394 (2006-10-01), Hsieh et al.
patent: 7732853 (2010-06-01), Kim
patent: 2004/0232477 (2004-11-01), Iwata et al.
patent: 2006/0033146 (2006-02-01), Wang
patent: 2006/0033152 (2006-02-01), Kim et al.
patent: 2006/0124991 (2006-06-01), Ohba
patent: 2006/0186462 (2006-08-01), Han et al.
patent: 2006/0192243 (2006-08-01), Bhattacharyya
patent: 2007/0052004 (2007-03-01), Chao et al.
patent: 2008/0135914 (2008-06-01), Krishna et al.
patent: 2008/0246101 (2008-10-01), Li et al.
patent: 2009/0212344 (2009-08-01), Lee
patent: 11-150195 (1999-06-01), None
patent: 1020060076039 (2006-07-01), None
patent: 1020060111218 (2006-10-01), None
patent: 100741272 (2007-07-01), None
patent: WO 2006112683 (2006-10-01), None
Yoo, Seong-Jong et al. “A new quantum dot formation process using wet etching of poly-Si along grain boundaries” Int. Microprocesses and Nanotechnology Conference, 2000 Jun. 13, 2000 pp. 248-249.
Ecoffey, Serge et al. “Low-pressure chemical vapour deposition of nanograin polysilicon ultra-thin ifilms” Nanotechnology 13 290 Issue 3 Jun. 2002 pp. 290-293.
Ecoffey, Serge et al. “LPCVD deposition techniques for nanograin sub-10nm polysilicon ultra-thin films” Mat. Res. Soc. Symp. A Proc. vol. 686 Fall 2001 pp. A6.4.1-A6.4.6.
Korean Notice of Allowance dated Feb. 18, 2010 for Korean patent application No. 10-2007-0122617, where the attached references were cited.
Office Action dated Jun. 26, 2009, for Korean application No. 10-2007-0122617.
Hynix / Semiconductor Inc.
Lowe Hauptman & Ham & Berner, LLP
Richards N Drew
Withers Grant S
LandOfFree
Semiconductor memory device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2677460