Semiconductor memory device and method of entry of operation...

Details Semiconductor memory device and method of entry of operation... Semiconductor memory device and method of entry of operation...

2006-12-05

2006-12-05

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Including signal comparison

C365S189120

Reexamination Certificate

active

07145812

ABSTRACT:
There is provided a method of entry of an operation mode of a semiconductor memory during operations without need of any specific timing specification and with effective suppression to any erroneous entry.If read cycles for plural addresses are continued, then a request for entry of operation mode is accepted (steps S1and S2). In write cycles following to those read cycles, an operation mode to be entered is decided based on data externally designated, wherein in the first write cycle, the kind of the operation mode is set, and then in the next write cycle, conditions for the operation mode are set for the entry of the operation mode of the semiconductor memory.

REFERENCES:
patent: 5956748 (1999-09-01), New
patent: 2000-149600 (2000-05-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device and method of entry of operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and method of entry of operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method of entry of operation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3667619