Semiconductor memory device and data error detection and...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S801000, C714S042000, C714S718000, C714S719000, C714S758000, C365S185090

Reexamination Certificate

active

07949928

ABSTRACT:
A semiconductor memory device includes a memory cell array, a mode setting circuit, a parity data generation unit, and a data error detection and correction unit. The memory cell array has a plurality of first memory banks for storing normal data, and a predetermined number of second memory banks less than the number of the first memory banks for storing parity data according to control of a first flag signal. The mode setting circuit sets the first flag signal and a second flag signal controlling based on whether a separate memory bank is used to store the parity data in the second memory banks. The parity data generation unit receives normal write data during a write operation, generates parity data with respect to the normal write data in response to the second flag signal, and outputs the normal data and the parity data. The data error detection and correction unit receives normal read data and parity read data read from the memory cell array during a read operation, detects errors of the normal read data in response to the second flag signal, corrects the normal read data when the errors are detected, and outputs the corrected read data.

REFERENCES:
patent: 7051260 (2006-05-01), Ito et al.
patent: 7184351 (2007-02-01), Ito et al.
patent: 7225390 (2007-05-01), Ito et al.
patent: 7318183 (2008-01-01), Ito et al.
patent: 7325173 (2008-01-01), Kikutake et al.
patent: 7355919 (2008-04-01), Riho et al.
patent: 7366971 (2008-04-01), Kikutake et al.
patent: 7373564 (2008-05-01), Kikutake et al.
patent: 7493531 (2009-02-01), Ito et al.
patent: 7506226 (2009-03-01), Gajapathy et al.
patent: 2006/0195774 (2006-08-01), Bowyer et al.
patent: 11-250695 (1999-09-01), None
patent: 2000-305861 (2000-02-01), None
patent: 2002-042488 (2002-02-01), None
patent: 1020030011529 (2003-02-01), None
patent: 1019910005974 (1991-08-01), None
patent: 1020000009118 (2000-02-01), None
patent: 1020030011529 (2003-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device and data error detection and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and data error detection and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and data error detection and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2649035

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.