Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1980-04-30
1982-10-12
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365230, 365238, G11C 1140
Patent
active
043542565
ABSTRACT:
A semiconductor memory device, comprising N memory cell arrays each of which includes a plurality of memory cells, is arranged to enable the use of said semiconductor memory device in the form of both one-bit-per-word N-bits-per-word. Two separate sets of output gates are provided, together with an additional input line for selecting between the two sets of gates. One set of gates is connected to provide one-bit output, and the other set of gates is connected to provide N-bit output.
REFERENCES:
patent: 3763480 (1973-10-01), Weimer
patent: 3857046 (1974-12-01), Varadibrairwood et al.
patent: 3930239 (1975-12-01), Salters et al.
IEEE Journal of Solid-State Circuits vol. SC11, No. 5, Oct. 1976, "Two 4K Static 5-V Rams" pp. 602-609.
Fears Terrell W.
Fujitsu Limited
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226367