Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1995-11-07

1997-03-04

Dinh, Son T.

Static information storage and retrieval

Read/write circuit

Data refresh

36518905, 36518907, 365194, G11C 700

Patent

active

056086822

ABSTRACT:
An address generating circuit and an address switching circuit of a DRAM output address signals A0 to A11 according to a refresh cycle time set by the user being less than a predetermined value, and output address signals A0 to A10 according to the refresh cycle time being the predetermined value or more. A row decoder selects one word line in response to the signals A0 to A11, and selects two word lines in response to the signals A0 to A10. Since refresh is carried out by selecting two word lines when the refresh cycle time is at the predetermined value or more, disappearance of data can be prevented.

REFERENCES:
patent: 4939695 (1990-07-01), Isobe et al.
patent: 5251178 (1993-10-01), Childers
patent: 5315557 (1994-05-01), Kim et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2152085