Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1995-05-19
1997-05-20
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365194, 36523003, 365233, G11C 700, G11C 800
Patent
active
056318669
ABSTRACT:
A synchronous DRAM is disclosed. The DRAM comprises an input buffer, a memory cell array, an output buffer, a signal transfer circuit, first and second latch circuits, and a controller. The input buffer receives an operation control signal supplied externally. The memory cell array has a plurality of memory cells for storing data. The output buffer outputs a data signal read from the memory cells. The signal transfer circuit reads a data signal from one of the memory cells in accordance with the operation control signal from the input buffer, and sends this read data signal to the output buffer. The first and second latch circuits, provided between the input buffer and the output buffer, latch the associated input signals in response to a clock signal. The controller controls the latching operation of the second latch circuit by delaying the clock signal input to the second latch circuit for a period of time from when the first latch circuit receives input from the input buffer to when the read data signal arrives at the second latch circuit.
REFERENCES:
patent: 4845664 (1989-07-01), Aichelmann, Jr. et al.
patent: 5319607 (1994-06-01), Fujii et al.
patent: 5341341 (1994-08-01), Fukuzo
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5440511 (1995-08-01), Yamamoto et al.
patent: 5483497 (1996-01-01), Mochizuki et al.
Kodama Yukinori
Oka Tomoharu
Shigenobu Katsumi
Fujitsu Limited
Nelms David C.
Phan Trong
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1729208