Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1981-03-20
1983-05-17
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365230, 357 23, G11C 1300
Patent
active
043843476
ABSTRACT:
A semiconductor memory device comprising a plurality of memory blocks each including a sense amplifier array and a pair of memory cell groups disposed on both sides of the sense amplifier array, a row decoder for selecting a row line in the plurality of memory blocks, pairs of bus lines, each pair corresponding to one of the sense amplifier arrays and, a column decoder. The column decoder is provided commonly to the plurality of memory blocks and selectively connects a pair of input/output terminals of a sense amplifier of the sense amplifier array in each of the memory blocks to a corresponding one of the pairs of bus lines.
REFERENCES:
patent: 4012757 (1977-03-01), Koo
Electronics, "What to Expect Next: A Special Report" by John G. Posa, May 22, 1980, vol. 53, No. 12, pp. 119-122.
Fears Terrell W.
Fujitsu Limited
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1569868