Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1994-08-11

1996-01-30

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365193, 365194, G11C 700

Patent

active

054885817

ABSTRACT:
A semiconductor memory device is disclosed, having a plurality of memory cells, from which cell data is read out, based on at least one control signal provided to the memory device. The memory device includes a transfer gate which receives read data from one of the memory cells, a latch circuit which latches the read data sent from the transfer gate, and an output buffer which outputs data produced in accordance with the latched read data. The memory device further includes a transfer gate controller, which produces a latch control signal based on the control signal and supplies the latch control signal to the transfer gate to control an ON/OFF action of the transfer gate. A delay circuit, incorporated in the gate controller, controls level-switching timing for the latch control signal such that after switching the level of the control signal, the transfer gate is turned off with a predetermined delay.

REFERENCES:
patent: 4602353 (1986-07-01), Wawersig et al.
patent: 5014245 (1991-05-01), Muroka et al
patent: 5365482 (1994-11-01), Nakayama

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-160792