Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1992-02-12

1993-11-09

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

36523008, 365233, G11C 700

Patent

active

052609030

ABSTRACT:
A semiconductor memory device provided that first data is read out from a first memory cell within a first readout period; and second data is read out from the second memory cell within a second readout period; wherein an amplifier circuit receiving the first and second data, outputting first data signals having first electric potential level corresponding to the first and second data and outputting second data signal having second electric potential level; control circuit, in response to an external control signal, generating a first control signal in each of the first and second readout periods, the first control signal indicating first logic level during an enabling period of time within each of the first and second readout periods, otherwise the first control signal indicating second logic level; a first latch circuit latching the first data signals in the respective first and second readout periods and outputting a first latched data signal at the time of the first control signal indicating the first logic level; a second latch circuit latching the second data signals in the respective first and second readout periods and outputting a second latched data signal at the time of the first control signal indicating the first logic level; and a reset circuit placing the first and second latch circuit in an initial status after the first control signal is transferred from the first logic level to the second logic level in the first readout period and before the first control signal is transferred from the second logic level to the first logic level in the second readout period.

REFERENCES:
patent: 4573147 (1986-02-01), Aoyama et al.
patent: 4715017 (1987-12-01), Iwahashi
patent: 4866675 (1989-09-01), Kawashima
patent: 4894803 (1990-01-01), Aizaki
patent: 5043944 (1991-08-01), Nakamura et al.
patent: 5051955 (1991-09-01), Kobayashi
Oki Data Book "Memory", 5th Edition issued Feb. 1990.

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1148054