Semiconductor memory device

Static information storage and retrieval – Read/write circuit – Precharge

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518509, G11C 700

Patent

active

060612878

ABSTRACT:
A semiconductor memory device includes a memory cell array, a read/write control circuit, a signal generator, and a write error prevention circuit. In the memory cell array, a plurality of memory cells are formed at intersections of pluralities of word lines and bit lines. The read/write control circuit controls a data read/write from/in the memory cell array in accordance with a mode setting signal representing a read/write mode, a data input signal, and an address signal. The signal generator generates a one-shot pulse signal when the mode setting signal represents a write mode. The write error prevention circuit precharges a bit line of the memory cell array by the one-shot pulse signal from the signal generator.

REFERENCES:
patent: 5600605 (1997-02-01), Schaefer
patent: 5703831 (1997-12-01), Sawada
patent: 5818777 (1998-10-01), Seyyedy

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1071621

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.