Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1994-03-18
1995-08-08
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365233, 3652335, G11C 700
Patent
active
054405114
ABSTRACT:
A semiconductor memory device has a first control signal is externally input to an input buffer circuit. A second control signal output from the input buffer circuit is input to an internal circuit. The internal circuit comprises a memory cell array having a number of memory cells and peripheral circuits for writing and reading cell information in and from the memory cells, and the writing and reading operations are executed based on the second control signal. Read data output from the internal circuit is input to an output buffer, which outputs the read data as output data. Power from a common power supply is supplied to the input buffer circuit and the output buffer. A noise-remove signal generator, which is connected to the input buffer circuit, functions based on either one of the first control signal and the second control signal to generate a noise remove signal in synchronism with an output timing of the output data. A noise removing circuit removes noise from the second control signal based on the noise remove signal.
REFERENCES:
patent: 4661928 (1987-04-01), Yasuoka
patent: 4965474 (1990-10-01), Childers et al.
patent: 4970693 (1990-11-01), Nozaki et al.
patent: 5323359 (1994-06-01), Kayamoto et al.
Horii Takashi
Ogura Kiyonori
Yamamoto Hiroshi
Fujitsu Limited
Le Vu
Popek Joseph A.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-976464