Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2006-08-15
2006-08-15
Dinh, Son T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S230060
Reexamination Certificate
active
07092305
ABSTRACT:
A main control circuit generates a plurality of main control signals of different phases to local control circuits. The local control circuits produce row-related control signals greater in number than the main control signals in accordance with these main control signals. A semiconductor memory device can be easily adapted to change in bank structure, and can perform a fast and stable operation with a low current consumption.
REFERENCES:
patent: 5761148 (1998-06-01), Allan et al.
patent: 5875149 (1999-02-01), Oh et al.
patent: 5877978 (1999-03-01), Morishita et al.
patent: 5986964 (1999-11-01), Ariki et al.
patent: 6028910 (2000-02-01), Kirchner et al.
patent: 6111808 (2000-08-01), Khang et al.
patent: 6366515 (2002-04-01), Hidaka
patent: 6477108 (2002-11-01), Arimoto et al.
patent: 6538953 (2003-03-01), Hidaka
patent: 10-050958 (1998-02-01), None
“Figure 9 SLDRAM Functional Block Diagram”, IEEE Micro, Nov./Dec. 1997, pp. 38-39.
“A Configurable DRAM Macro Design for 2112 Derivative Organizations to be Synthesized Using a Memory Generator”, Yabe et al., 1998 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 72-73.
Dosaka Katsumi
Nishino Aiko
Watanabe Naoya
Dinh Son T.
McDermott Will & Emery LLP
Mitsubishi Electric Engineering Company Limited
Renesas Technology Corp.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3619683