Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1980-12-18
1983-07-12
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
For complementary information
365230, G11C 700, G11C 1140
Patent
active
043934722
ABSTRACT:
A semiconductor memory circuit is provided with a right memory cell group and a left memory cell group, word decoders corresponding to respective rows and; which are located between the right and left memory cell groups and which specify an address in the word direction of these memory cell groups, and column decoders corresponding to respective column which specify an address in the bit direction of these memory cell groups. The memory circuit also includes right and left memory cell group selection and drive gates for every word decoder and circuits for detecting whether the accessed memory cell is in the right or left memory cell group. The right or left memory cell group selection and drive gates operate in a complimentary manner and in accordance with the accessed memory cell being in the right or left memory cell group.
REFERENCES:
patent: 4074237 (1978-02-01), Spampinato
patent: 4290120 (1981-09-01), Stein
Arzubi, "Sense Amplifier For Capacitive Storage", IBM Tech. Disc. Bul., vol. 19, No. 2, 7/76, pp. 407-408.
Aoyama Keizo
Shimada Hiroshi
Fujitsu Limited
Hecker Stuart N.
LandOfFree
Semiconductor memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-201876