Static information storage and retrieval – Read/write circuit – Erase
Patent
1988-11-30
1990-10-23
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Erase
365149, 365177, G11C 11409
Patent
active
049657690
ABSTRACT:
A semiconductor memory having a plurality of word lines, and a plurality of data lines arranged to intersect the word lines. Memory cells are arranged at nodes of the word lines and the data lines. Each of the memory cells has a field effect transistor and a capacitor. A word line multiple selection circuit is provided for selecting a plurality of the word lines. The multiple selection circuit simultaneously accesses all of the memory cells by selecting all the word lines of a memory array when a semiconductor memory is in a clear mode. In the clear mode a detector selects data lines of the memory array. A plate voltage control circuit controls a voltage at one plate of each of the capacitors in the memory cells. The plate control circuit changes a voltage at the plate to a preselected clear mode voltage when a semiconductor memory is in a clear mode. It is a feature of the invention that preselected data is written in the memory cells by data communication through the data lines during the clear mode. The preselected data includes at least one "1" data of the preselected data written in the memory cells. Subsequently to end the clear mode operation, the plate voltage control circuit changes the plate voltage for normal operations.
REFERENCES:
patent: 4584670 (1986-04-01), Michael
patent: 4587629 (1986-05-01), Dill et al.
patent: 4593382 (1986-06-01), Fujishima et al.
patent: 4680734 (1987-07-01), Baba et al.
patent: 4799193 (1989-01-01), Horiguchi et al.
patent: 4813020 (1989-03-01), Iwamura et al.
patent: 4839865 (1989-06-01), Sato et al.
Kawamoto et al., "A 288K CMOS Pseudostatic RAM", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, Oct. 1984, pp. 619-623.
Aoki Masakazu
Etoh Jun
Hori Ryoichi
Itoh Kiyoo
Hecker Stuart N.
Hitachi , Ltd.
Sniezek Andrew L.
LandOfFree
Semiconductor memory capable of high-speed data erasing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory capable of high-speed data erasing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory capable of high-speed data erasing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-771913