Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2008-04-04
2009-08-25
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Precharge
C365S154000, C365S210100
Reexamination Certificate
active
07580305
ABSTRACT:
A semiconductor memory includes: first and second bit lines; a precharge circuit for precharging the first and second bit lines to a predetermined potential; a plurality of memory cells each connected to the first or second bit line, a selected one of the memory cells maintaining or discharging one of the precharged first and second bit lines according to a signal held by the selected memory cell; word lines for selecting the memory cells; first and second reference cells connected to the first and second bit lines, respectively, a selected one of the first and second reference cells discharging the first or second bit line connected to the selected reference cell; and first and second reference cell word lines for selecting the first and second reference cells, respectively.
REFERENCES:
patent: 4811300 (1989-03-01), Lanfranca
patent: 4894803 (1990-01-01), Aizaki
patent: 4935896 (1990-06-01), Matsumura et al.
patent: 4984201 (1991-01-01), Sato et al.
patent: 5010519 (1991-04-01), Yoshimoto et al.
patent: 5369612 (1994-11-01), Furuyama
patent: 5745421 (1998-04-01), Pham et al.
patent: 5748536 (1998-05-01), Kwon et al.
patent: 5768215 (1998-06-01), Kwon et al.
patent: 5880990 (1999-03-01), Miura
patent: 6055188 (2000-04-01), Takeuchi et al.
patent: 6185140 (2001-02-01), Agrawal
patent: 6236588 (2001-05-01), Koo
patent: 6438035 (2002-08-01), Yamamoto et al.
patent: 7099213 (2006-08-01), Ju
patent: 7145792 (2006-12-01), Hokari et al.
patent: 2002/0071317 (2002-06-01), Bohm et al.
patent: 2004/0017704 (2004-01-01), Yamaoka et al.
patent: 2005/0125591 (2005-06-01), Fujimoto
patent: 2006/0077740 (2006-04-01), Lee et al.
patent: 7-153272 (1995-06-01), None
Osamu Minato, et al., “THPM 15.5: A 2Ons 64K CMOS SRAM,” IEEE International Solid-State Circuits Conference, Feb. 23, 1984, pp. 222-223, Session XV: Static RAMs, IEEE.
Kanehara Hidenari
Sumitani Norihiko
McDermott Will & Emery LLP
Nguyen Tan T.
Panasonic Corporation
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4110359