Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2005-09-27
2005-09-27
Dinh, Son T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S210130
Reexamination Certificate
active
06950354
ABSTRACT:
First dummy memory cells that store first logic and second dummy memory cells that store second logic that is reverse of the first logic are connected to a dummy word line. The first and second dummy memory cells are connected to a dummy bit line. A dummy sense amplifier activates a sense amplifier start signal for a real sense amplifier when the voltage of the dummy bit line varies. When real memory cells are read, the speed at which the first dummy memory cells cause the level of the dummy bit line to vary to the first logic level decreases due to the second logic level stored in the second dummy memory cells. The lower the threshold voltages of transistors, the more obvious this tendency becomes. Thus, the operation start timing of the sense amplifier can be optimally set even if a fabricating condition of a semiconductor memory varies.
REFERENCES:
patent: 6009040 (1999-12-01), Choi et al.
patent: 2003-036678 (2003-02-01), None
Arent Fox PLLC.
Dinh Son T.
Fujitsu Limited
Nguyen Hien
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3398391