Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1979-11-23
1982-08-31
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365221, G11C 700
Patent
active
043475876
ABSTRACT:
A semiconductor memory device of the single-chip MOS/LSI integrated circuit type has both serial access and random access arrays on the same chip. When the device is addressed, if the address is in the random access portion then data input or output is the same as in dynamic RAM operation, but if the address is in the serial arrays then access is different. For a read operation a row containing the addressed data is transfered serially from the serial access portion to a shift register coupled to the random access array, then this row of data is transfered into the columns of the array and output is accomplished in the usual manner. The random access or serial access arrays may be loaded serially.
REFERENCES:
patent: 3685020 (1972-08-01), Meade
patent: 4044339 (1977-08-01), Berg
patent: 4106109 (1978-08-01), Fassbender
patent: 4198697 (1980-04-01), Kuo et al.
Graham John G.
Hecker Stuart N.
Texas Instruments Incorporated
LandOfFree
Semiconductor integrated circuit memory device with both serial does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit memory device with both serial , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit memory device with both serial will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2187521