Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-10
2007-04-10
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10281230
ABSTRACT:
Elements of a combinational circuit are divided into plural groups. The output from a terminal Q is fixed at shifted timing in flip-flop circuits belonging to each of groups X, Y and Z resulting from this grouping. With the outputs from the terminals Q of the flip-flop circuits thus fixed, an operation of a shift mode is carried out. When the operation of the shift mode is completed, a hold releasing operation and a capture operation are carried out with respect to each of the groups of the flip-flop circuits. For example, the hold releasing operation is carried out when one clock is at a high level with the capture operation carried out when the clock is at a low level, or the hold releasing operation is successively carried out with respect to each of the groups and then the capture operation for capturing a data signal is carried out with respect to each of the groups.
REFERENCES:
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5602753 (1997-02-01), Fukui
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5926396 (1999-07-01), Ohara
patent: 6075932 (2000-06-01), Khouja et al.
patent: 6330703 (2001-12-01), Saito et al.
patent: 6345379 (2002-02-01), Khouja et al.
patent: 6363515 (2002-03-01), Rajgopal et al.
patent: 6378093 (2002-04-01), Whetsel
patent: 6397170 (2002-05-01), Dean et al.
patent: 6425110 (2002-07-01), Hathaway et al.
patent: 6519729 (2003-02-01), Whetsel
patent: 6622287 (2003-09-01), Henkel
patent: 6735744 (2004-05-01), Raghunathan et al.
patent: 2002/0023329 (2002-02-01), Nulman
patent: 2002/0147950 (2002-10-01), Whetsel
Henkel, J., “A methodology for maintaining power dissapation of embedded systems through hardware/software partitioning”, Mar. 1999, IEEE, pp. 86-89.
Yanbing, L., et al., “A framework for estimating and minimizing energy dissipation of embedded HW/SW systems”, Jun. 1998, IEEE, pp. 188-193.
Henkel, J., “A low power hardware/software partitioning approach for core-based embedded systems”. Jun. 1999, IEEE, pp. 122-127.
Henkel, J., et al., “A hardware/software partitioned using dynamically determined granularity”, Jun. 1997, IEEE, pp. 691-696.
“Scalable Architecture for Testing Embedded Cores”, S. Adham et al., Preliminary Outline of the IEEE P1500, 8 pages.
Ohta Mitsuyasu
Takeoka Sadami
LandOfFree
Semiconductor integrated circuit device, method of testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, method of testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device, method of testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3740670