Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1992-01-02
1994-01-04
Carroll, J.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257357, 257368, 257402, 257408, H01L 2906, H01L 2978
Patent
active
052763463
ABSTRACT:
Disclosed is a semiconductor device having an internal circuit protected by an electrostatoc protective circuit, the internal circuit and electrostatic protective circuit being formed on the same semiconductor substrate. The internal circuit includes MIS elements and has a double-diffused drain structure, while the protective circuit has a single-diffused drain structure. The internal circuit can be, e.g., a DRAM, and the protective circuit can have diffused resistors and clamping MIS elements. The single-diffused drain structure can be formed in the protective circuit on the semiconductor substrate, while providing double-diffused drain structure in the internal circuit on the same substrate, by: (1) scanning the ion implanting apparatus to avoid ion implantation of the first ions into the region of the protective circuit, and/or (2) forming a photoresist film over the region of the protective circuit to prevent ion implanation of the first ions into the protective circuit region. As a further embodiment of the present invention, a semiconductor integrated circuit device is provided wherein the source and drain regions of an MOSFET in the internal circuit have lightly doped drain (LDD) structure in order to suppress the appearance of hot carriers, and the source and drain regions of an MOSFET in the input/output circuit have structure doped with phosphorus at a high impurity concentration, in order to enhance an electrostatic breakdown voltage.
REFERENCES:
patent: 4291321 (1981-09-01), Pfleiderer et al.
patent: 4329706 (1982-05-01), Crowder et al.
patent: 4400711 (1983-08-01), Avery
patent: 4433468 (1984-02-01), Kawamata
patent: 4445270 (1984-05-01), Hsu
patent: 4577391 (1986-03-01), Hsia et al.
patent: 4609931 (1986-09-01), Koike
patent: 4631571 (1986-12-01), Tsubokura
patent: 4730208 (1988-03-01), Sugino et al.
patent: 5017985 (1991-05-01), Lin
E. Takeda et al., "An As-P(n.sup.+ -n.sup.-) Double Diffused Drain MOSFET for VLSI's", IEEE Transactions on Electron Devices, vol. ED-30 (Jun. 1983) pp. 652-657.
P. J. Tsang et al., "Fabrication of High-Performance LDDFET's with Oxide Sidewall-Spacer Technology", IEEE Journal of Solid-State Circuits, vol. SC-17 (Apr. 1982) pp. 220-226.
"Snapback Induced Gate Dielectric Breakdown in Graded Junction MOS Structures" by Shabde, et al. in IEEE/IRPS (1984) pp. 165-168.
Ishihara Masamichi
Iwai Hidetoshi
Katto Hisao
Matsumoto Tetsuro
Mitsusada Kazumichi
Carroll J.
Hitachi , Ltd.
LandOfFree
Semiconductor integrated circuit device having protective/output does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device having protective/output, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device having protective/output will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-309945