Semiconductor integrated circuit device having power reduction m

Details Semiconductor integrated circuit device having power reduction m Semiconductor integrated circuit device having power reduction m

1996-05-24

1998-10-27

Santamauro, Jon

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326 17, 326 83, H03K 19948

Patent

active

058282351

ABSTRACT:
A semiconductor integrated circuit device is composed of logic gates each provided with at least two MOS transistors. The logic gates are connected to a first potential point and a second potential point. The semiconductor integrated circuit device includes a current control device connected between the logic gate and the first potential point and/or between the logic gate and the second potential point for controlling a value of a current flowing in the logic gate depending on an operating state of the logic gate. The circuit can be used in devices that cycle in operation between high and low power consumption modes, such as microprocessors that have both an operation mode and a low power back-up or sleep mode used for power reduction.

REFERENCES:
patent: 3739193 (1973-06-01), Pryor
patent: 4473762 (1984-09-01), Iwahashi et al.
patent: 4624006 (1986-11-01), Rempfer et al.
patent: 4797580 (1989-01-01), Sunter
patent: 4825106 (1989-04-01), Tipon et al.
patent: 4859870 (1989-08-01), Wong et al.
patent: 4999519 (1991-03-01), Kitsukawa et al.
patent: 5034629 (1991-07-01), Kinugasa et al.
patent: 5051625 (1991-09-01), Ikeda et al.
patent: 5101119 (1992-03-01), Yoshimori et al.
patent: 5115150 (1992-05-01), Ludwig
patent: 5179298 (1993-01-01), Hirano et al.
patent: 5258666 (1993-11-01), Furuki
patent: 5274601 (1993-12-01), Kawahara et al.
patent: 5349666 (1994-09-01), Adachi et al.
patent: 5355503 (1994-10-01), Soffel et al.
patent: 5359243 (1994-10-01), Norman
patent: 5486774 (1996-01-01), Douseki et al.
patent: 5583457 (1996-12-01), Horiguchi et al.
Symposium on USLI Circuits, Digest of Technical Papers, June 1992, pp. 82-83.
IEEE International Solid-State Circuits Conference, ISSCC Digest of Technical Papers, Feb. 1985, pp. 254-255 and 358-359.
Nikkei Electronics, Sep. 2, 1991, pp. 106-107.
1989 International Symposium on VLSI Technology, Systems and Application, Proceedings of Technical Papers, pp. 188-192 (May 1989).
ISSCC Digest of Technical Papers, pp. 248-249, Feb. 1989.
Reviews and Prospects of Deep Sub Micron DRAM Technology, 1991 International Conference on Solid State Devices and Materials, Yokohama 1991, pp. 468-471.
Intro to VLSI Systems, "Scaling Down the Dimensions of MOS Circuits and Systems," Mead et al, pp. 33-37, 1980.
Symp. VLSI Circ. 93, "Stand-by Active Mode Logic for Sub-1 V 1G/4Gb DRAMs", D. Takashima et al., published May 19, 1993.
ISSCC93, Session 3, "256Mb DRAM Technologies for File Applications", G. Kitsukawa et al, published Feb. 24, 1993.
Symp. VLSI Circ. 93, "Switched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Giga-Scale LSI's", M. Horiguchi et al, published May 19, 1993.
Symp. VLSI Circ. 93, "Subthreshold-Current Reduction Circuits for Multi-Gigabit DRAM's", T. Sakata et al, published May 19, 1993.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit device having power reduction m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device having power reduction m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device having power reduction m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1616222