Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1998-07-24
2001-03-13
Tu, Christine T. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S738000
Reexamination Certificate
active
06202184
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device and, more particularly, to a semiconductor IC (Integrated Circuit) device having a dynamic bias test (BT) capability.
A semiconductor IC device with a dynamic BT capability is disclosed in, e.g., Japanese Patent Laid-Open Publication No. 7-198796. The IC device taught in this document is constructed to effect a dynamic BT without resorting to a clock or various control signals input from an external pattern generator and thereby reduce the dynamic BT cost. However, the conventional IC device has some problems left unsolved, as follows. First, the IC device includes a semiconductor IC having a plurality of internal pattern generators and a plurality of switches exclusively assigned to a dynamic BT, resulting in a great amount of exclusive hardware for a dynamic BT. Second, such exclusive internal pattern generators and switches each must be interconnected by particular signal wiring, increasing the total wiring length in the IC. Third, the switches intervening between an input terminal and the internal circuitry of the IC aggravates a circuit delay time and a wiring delay time at the output wirings of the switches.
Technologies relating to the present invention are also disclosed in, e.g., Japanese Patent Laid-Open Publication No. 58-96744, 2-257650, 4-152543, 5-259284, 5-288808, 6-138191, 6-148289, 7-128400, and 7-294606.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a semiconductor IC device not needing, at the time of a dynamic BT, a clock from an external pattern generator or various control signals and thereby reducing the dynamic BT cost.
It is another object of the present invention to provide a semiconductor IC device capable of reducing the amount of exclusive hardware for a dynamic BT.
It is still another object of the present invention to provide a semiconductor IC device not degrading the wiring efficiency of a semiconductor IC despite exclusive circuitry for a dynamic BT.
It is a further object of the present invention to provide a semiconductor IC device with exclusive dynamic BT circuitry not aggravating a delay.
In accordance with the present invention, a semiconductor IC device includes a clock generator included in a semiconductor IC for generating a clock, a clock input terminal to which the clock is input by way of the outside of the semiconductor IC, a BT data generator for generating a data signal for a BT in response to the clock input to the clock input terminal, and a group of registers included in the semiconductor IC for sequentially transferring the data signal.
Also, in accordance with the present invention, a semiconductor IC device includes a data generator for generating a data signal for a BT on the basis of a clock input to a clock input terminal. A first selector is responsive to a selection control signal for selecting either one of the data signal of the data generator and an input signal input to a scan input terminal, and feeds the signal selected to an internal function section. A second selector is responsive to the selection control signal for selecting either one of a signal output from the internal function section and a signal output from an internal clock generator, and outputs the signal selected via an output terminal. Flip-flops included in the internal function section form a scan path in response to a scan mode control signal, and thereby cause the signal output from the output terminal connected to the second selector to be again connected to the clock input terminal.
REFERENCES:
patent: 5519714 (1996-05-01), Nakamura et al.
patent: 5559811 (1996-09-01), Abramovici et al.
patent: 5835501 (1998-11-01), Dalmia et al.
patent: 6023778 (2000-02-01), Li
patent: 58-96744 (1983-06-01), None
patent: 2-257650 (1990-10-01), None
patent: 3-282381 (1991-12-01), None
patent: 4-83184 (1992-03-01), None
patent: 4-152543 (1992-05-01), None
patent: 5-259284 (1993-10-01), None
patent: 5-288808 (1993-11-01), None
patent: 6-148289 (1994-05-01), None
patent: 6-138191 (1994-05-01), None
patent: 7-128400 (1995-05-01), None
patent: 7-198796 (1995-08-01), None
patent: 7-294606 (1995-11-01), None
NEC Corporation
Sughrue Mion Zinn Macpeak & Seas, PLLC
Tu Christine T.
LandOfFree
Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2511657