Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-01-30
2000-08-29
Wilczewski, Mary
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438239, 438250, 438253, 438329, 438330, 438382, 393396, 393486, H01L 2170
Patent
active
061107727
ABSTRACT:
A semiconductor IC including a resistance element on a circuit substrate. The resistance element includes a resistance layer formed on an insulating layer. The resistance layer is formed using a Si layer obtained by forming an a-Si layer, doping the a-Si layer with impurities, and heating the doped a-Si layer to diffuse the impurities while substantially preserving the fineness of the a-Si layer surface. Preferably, a SiN layer is provided lying beneath the resistance layer. A capacitor may be integrated on the same circuit substrate where the resistance element is formed. In this case, a lower electrode, a SiN dielectric layer, and an upper electrode are formed in this order to constitute a capacitor. The SiN dielectric layer of the capacitor is formed extending from a capacitor formation region to another region, so that the resistance layer of the resistance element is formed on the extending SiN dielectric layer. The lower and upper electrodes of the capacitor may be formed using an a-Si layer, similar to the resistance layer.
REFERENCES:
patent: 4753709 (1988-06-01), Welch et al.
patent: 4762801 (1988-08-01), Kapoor
patent: 4812417 (1989-03-01), Hirao
patent: 5109262 (1992-04-01), Kadota et al.
patent: 5324983 (1994-06-01), Onai et al.
patent: 5350948 (1994-09-01), Maehara
patent: 5420053 (1995-05-01), Miyazaki
patent: 5479047 (1995-12-01), Liao et al.
patent: 5504018 (1996-04-01), Sato
patent: 5622887 (1997-04-01), Miwa et al.
patent: 5714415 (1998-02-01), Oruro
patent: 5759887 (1998-06-01), Ito et al.
patent: 5798561 (1998-08-01), Sato
patent: 5904508 (1999-05-01), Codama et al.
patent: 5955775 (1999-09-01), Miwa
Hata Hirotsugu
Kaneko Satoru
Tagami Yasunari
Takada Tadayoshi
Takahashi Tsuyoshi
Lin Yung A.
Sanyo Electric Co,. Ltd.
Wilczewski Mary
LandOfFree
Semiconductor integrated circuit and manufacturing method thereo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and manufacturing method thereo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and manufacturing method thereo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1249110