Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-03-26
2000-08-15
Nguyen, Hoa T.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
G01R 3128
Patent
active
061051535
ABSTRACT:
A semiconductor integrated circuit has a function circuit, which is composed of flip-flop (F/F) groups 1 and 1 formed by a plurality of flip-flops, a combinational circuit 3 arranged between the F/F groups 1 and 2 and formed by a plurality of paths including various logical gates, a dual input logical gate 5, an output buffer 6 and an input buffer 7. In the combinational circuit 3, there are a plurality of paths, which stretch from the output side of the F/F group 1 to the input side of the F/F group 2. However, only a critical path 20 having a largest delay time is shown. For the plurality of logical gates included in the critical path 20, only an initial stage logical gate 4 is shown and all of the logical gates which are cascade connected thereafter are omitted. Thus, a semiconductor integrated circuit and its evaluating method for easily and inexpensively performing AC testing are provided without increasing a chip size.
REFERENCES:
patent: 3961284 (1976-06-01), Flora
patent: 5175494 (1992-12-01), Yoshimori
patent: 5412580 (1995-05-01), Fulcomer et al.
patent: 5533032 (1996-07-01), Johnson
patent: 5606567 (1997-02-01), Agrawal et al.
patent: 5623503 (1997-04-01), Rutkowski
patent: 5760598 (1998-06-01), Ayers et al.
Japanese Patent Office Action, dated Nov. 25, 1997.
NEC Corporation
Nguyen Hoa T.
LandOfFree
Semiconductor integrated circuit and its evaluating method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and its evaluating method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and its evaluating method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2019398