Semiconductor integrated circuit

Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365154, 365174, 36518912, G11C 700

Patent

active

048581917

ABSTRACT:
A semiconductor integrated circuit includes an input buffer circuit, a decoder circuit and a plurality of memory cells. Each of the input buffer circuit and the decoder circuit consists of a combination of bipolar transistors and MOS transistors. In this combination various measures are taken to increase the operation speed and to reduce the electric power consumption. In an example thereof the data line load for the memory cells is constituted by Schottky barrier type diodes. In another example the load used for the respective emitter follower transistors is constituted by an MOS transistor operating as a variable resistance.
In still another example, in a CMOS NOR circuit of the decoder circuit the number of P channel MOS transistors are fewer than the number of N channel MOS transistors.

REFERENCES:
ISSC Digest of Technical Papers "Static Rams" Hudson et al., Feb. 12, 1982, pp. 248-249.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-128250

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.