Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2004-07-21
2008-08-12
Perveen, Rehana (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
Reexamination Certificate
active
07412616
ABSTRACT:
A memory interface circuit is connectable to a DDR-SDRAM which outputs read data in synchronization with a data strobe signal together with the data strobe signal. A clock generator generates internal clock signals and memory clock signals supplied to the DDR-SDRAM. The memory interface circuit determines a delay of arrival of the data strobe signal relative to the corresponding internal clock signal by using a data strobe signal inputted in a read cycle with respect to the DDR-SDRAM, samples the arrived read data, based on a signal obtained by shifting the phase of the arrived data strobe signal, and synchronizes the sampled read data to the corresponding internal clock signal on the basis of the result of determination of the arrival delay.
REFERENCES:
patent: 6529993 (2003-03-01), Rogers et al.
patent: 6643732 (2003-11-01), Shih
patent: 6707723 (2004-03-01), Jeong
patent: 6760856 (2004-07-01), Borkenhagen et al.
patent: 2001-014213 (2001-01-01), None
Kuwabara Kenzo
Matsui Shigezumi
Nakamura Atsushi
Sakata Kazuyuki
Sano Ryoichi
Chang Eric
Miles & Stockbridge P.C.
Perveen Rehana
Renesas Technology Corp.
LandOfFree
Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014761