Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-11-18
2000-09-05
Bowers, Charles
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438303, H01L 21336
Patent
active
061142115
ABSTRACT:
One method of forming a semiconductor device includes forming a gate electrode on a substrate and then forming a spacer adjacent to a sidewall of the gate electrode. An active region is formed in the substrate adjacent to the spacer and spaced apart from the gate electrode using a first dopant material of a first conductivity type. A protecting layer is formed over the active region and adjacent to the spacer. At least a portion of the spacer is then removed to form an opening between the protecting layer and the gate electrode. In some instances, the spacer may be formed by independent deposition of two different materials (e.g., silicon nitride and silicon dioxide), one of which can be selectively removed with respect to the other. A lightly-doped region is formed in the substrate adjacent to the gate electrode using a second dopant material of the first conductivity type. This lightly-doped region may be formed, for example, prior to formation of the spacer, between the formation of two portions of the spacer, or after removing at least a portion of the spacer. A halo region is formed through the opening resulting from removing a portion of the spacer. The halo region is deeper in the substrate than the lightly-doped region and is adjacent to the active region. The halo region is formed using a third dopant material of a conductivity type different than the first conductivity type.
REFERENCES:
patent: 5578509 (1996-11-01), Fujita
patent: 5595919 (1997-01-01), Pan
patent: 5736446 (1998-04-01), Wu
patent: 5830788 (1998-11-01), Hiroki et al.
patent: 5885886 (1999-03-01), Lee
A 0.8UM CMOS Technology for High Performance ASIC Memory and Channelless Gate Array, IEEE, pp. 1-4, 1988.
Wolf, Silicon Processing for the VLSI Era, Lattice Press, vol. 2: Process Integration, pp. 354-363 (1990).
Wolf, Silicon Processing for the VLSI Era, Lattice Press, vol. 3, The Submicron MOSFET, pp. 232-240, (1995).
Wolf, Silicon Processing for the VLSI Era, Lattice Press, vol. 3, The Submicron MOSFET, pp. 309-311, (1995).
Wolf, Silicon Processing for the VLSI Era, Lattice Press, vol. 3, The Submicron MOSFET, pp. 621-622, (1995).
Buller James
Cheek Jon
Fulford H. Jim
Wristers Derick J.
Advanced Micro Devices , Inc.
Bowers Charles
Hawranek Scott J.
LandOfFree
Semiconductor device with vertical halo region and methods of ma does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with vertical halo region and methods of ma, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with vertical halo region and methods of ma will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2211630