Error detection/correction and fault detection/recovery – Pulse or data error handling – Replacement of memory spare location – portion – or segment
Reexamination Certificate
2004-02-18
2009-11-03
Ellis, Kevin L (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Replacement of memory spare location, portion, or segment
C714S718000, C365S200000, C365S201000
Reexamination Certificate
active
07613960
ABSTRACT:
There is provided a semiconductor test apparatus which uses a test processor to apply a test signal to a DUT having a semiconductor device within it to determine whether the memory is acceptable or not on the basis of a response signal, and uses a repair analysis computing unit to analyze the result of the test to determine how to replace a defective cell of the memory with a spare line. The repair analysis computing unit includes a fail memory which stores test results and a general-purpose repair analysis part which analyzes the test results in accordance with an MRA program and inserts and executes a user function of a user analysis program between units of analysis processing.
REFERENCES:
patent: 6243307 (2001-06-01), Kawagoe
patent: 6345004 (2002-02-01), Omura et al.
patent: 6370516 (2002-04-01), Reese
patent: 6459292 (2002-10-01), Oikawa et al.
patent: 03-102521 (1991-04-01), None
patent: 11-213695 (1999-08-01), None
patent: 11-338521 (1999-12-01), None
patent: 2000-195294 (2000-07-01), None
patent: 2002-216495 (2002-08-01), None
Stallman R., translated by Toru Takizawa, “GNU Emacs 19 Manual”, Addison Wesley Publishers Japan Kabushiki Kaisha, Oct. 31, 1997, pp. 337-338 (with its English translation).
Stallman, R., translated by Toru Takizawa, “GNU Emacs 19 Manual”, Addison Wesley Publishers Japan Kabushiki Kaisha, Oct. 31, 1997, pp. 337-338 (with its English translation).
Honda Hajime
Ogino Junko
Okawa Kazuyoshi
Yoshinaga Masayuki
Advantest Corporation
Ellis Kevin L
Lathrop David N.
McMahon Daniel F
LandOfFree
Semiconductor device test apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device test apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device test apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4128612