Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2006-08-29
2006-08-29
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S700000, C438S720000
Reexamination Certificate
active
07098135
ABSTRACT:
A semiconductor device including a bit line formed using a damascene technique and a method of fabricating the same. The method includes forming an insulating layer on a substrate, forming a groove by etching the insulating layer to a partial depth, and forming spacers on the inner walls of the groove. An opening is formed by etching the insulating layer disposed under the groove using the spacers as an etch mask. A conductive layer is formed to fill the opening. A capping layer is formed to fill the groove.
REFERENCES:
patent: 5658816 (1997-08-01), Rajeevakumar
patent: 5700731 (1997-12-01), Lin et al.
patent: 5712202 (1998-01-01), Liaw et al.
patent: 6534365 (2003-03-01), Kim et al.
patent: 6730959 (2004-05-01), Hung et al.
patent: 6740550 (2004-05-01), Choi et al.
patent: 6767789 (2004-07-01), Bronner et al.
patent: 6773983 (2004-08-01), Richter et al.
patent: 2001/0033029 (2001-10-01), Lee et al.
patent: 2001-0063853 (2001-07-01), None
English Abstract of Korean Patent Publication No. 2001-0063853.
Chi Kyeong-koo
Chung Seung-pil
Jeon Jeong-sic
Kang Chang-jin
Kim Sang-yong
Chen Kin-Chan
F. Chau & Associates LLC
LandOfFree
Semiconductor device including bit line formed using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device including bit line formed using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device including bit line formed using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3712275