Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1999-07-30
2000-08-15
Zarabian, A
Static information storage and retrieval
Read/write circuit
Bad bit
36518907, 36523003, G11C 700
Patent
active
061046477
ABSTRACT:
A redundancy technique is introduced for a semiconductor memory and, more particularly, a redundancy technique for a memory, for example, a dynamic random access memory (DRAM) having a memory array which is divided into memory mats and a storage capacity of 16 mega bits or more. According to the present redundancy technique, for a semiconductor memory including a memory array which has a plurality of word lines, a plurality of bit lines arranged so that two-level crossings are formed between the word lines and the bit lines, memory cells disposed at desired ones of the two-level crossings, and spare bit lines, there is provided a redundancy circuit having a memory for storing therein a defective address existing in the memory array and comparing an address to be accessed with the stored defective address. Each of the address comparing circuits as stored therein the column address of a defective bit line and a part of the row address indicating the memory mat corresponding to the defective bit line.
REFERENCES:
patent: 4389715 (1983-06-01), Eaton, Jr.et al.
patent: 4648075 (1987-03-01), Segawa et al.
patent: 4656610 (1987-04-01), Yoshida et al.
patent: 4675845 (1987-06-01), Itoh et al.
patent: 4727516 (1988-02-01), Yoshida et al.
patent: 4837747 (1989-06-01), Dosaka et al.
patent: 5265055 (1993-11-01), Horiguchi et al.
patent: 5617365 (1997-04-01), Horiguchi et al.
patent: 5815448 (1998-09-01), Horiguchi et al.
IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, Oct. 1981, pp. 479-487.
IEEE Proc., vol. 130, Pt. I, No. 3, Jun. 1983, pp. 127-135.
1984 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 282-283.
IEEE Journal of Solid-State Circuits, vol. 26, No. 1, Jan. 1991, pp. 12-17.
Aoki Masakazu
Etoh Jun
Horiguchi Masashi
Itoh Kiyoo
Hitachi , Ltd.
Zarabian A
LandOfFree
Semiconductor device having redundancy circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having redundancy circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having redundancy circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2014490