Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-07-11
2006-07-11
Le, Thao P. (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S638000, C438S639000
Reexamination Certificate
active
07074712
ABSTRACT:
In a semiconductor device capable of reducing an electromigration occurring in multilevel interconnections of a high-speed integrated circuit and a method of manufacturing the same, a contact stud is composed of a first portion penetrating an intermetal insulating film and a second portion protruding above the intermetal insulating film. The second portion has vertical sidewalls that are extended vertically with respect to the main surface of the semiconductor substrate and an upper surface that is extended parallel to the main surface. The vertical sidewalls and upper surface are entirely covered with the second metal interconnection layer. Also, in the method of fabricating a semiconductor device including multilevel interconnections, a hard mask pattern is formed on an intermetal insulating film. Then, a via hole is formed to penetrate the intermetal insulating film by etching a portion of the exposed intermetal insulating film. Next, a contact stud composed of a first portion filling the via hole and a second portion, which fills the upper hole and having vertical sidewalls that are extended vertically with respect to the main surface of the semiconductor substrate and an upper surface that is extended parallel to the main surface, is formed. Thereafter, the hard mask pattern is removed and then, a second metal interconnection layer covering the vertical sidewalls and upper surface of the second portion of the contact stud is formed.
REFERENCES:
patent: 4833519 (1989-05-01), Kawano et al.
patent: 5244534 (1993-09-01), Yu et al.
patent: 5286675 (1994-02-01), Chen et al.
patent: 5380679 (1995-01-01), Kano
patent: 5817574 (1998-10-01), Gardner
patent: 6105272 (2000-08-01), Morgan
patent: 6153512 (2000-11-01), Chang et al.
patent: 6281541 (2001-08-01), Hu
patent: 6400031 (2002-06-01), Harada
patent: 6503827 (2003-01-01), Bombardier et al.
patent: 2001/0013615 (2001-08-01), Lee et al.
patent: 99-0060919 (1999-07-01), None
Le Thao P.
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Semiconductor device having multilevel interconnections and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having multilevel interconnections and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having multilevel interconnections and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610631