Static information storage and retrieval – Read/write circuit – Multiplexing
Reexamination Certificate
2001-08-21
2003-05-13
Nelms, David (Department: 2818)
Static information storage and retrieval
Read/write circuit
Multiplexing
C365S230020, C365S189011
Reexamination Certificate
active
06563743
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to a semiconductor device. More particularly, this invention relates to a semiconductor device containing a high integration density memory using memory cells for storing information by utilizing a change of a magnetic resistance.
A magneto-resistive random access memory (MRAM) has been developed as a memory that has no limitation to the number of times of read/write operations though it is one of the nonvolatile memories typified by a ferro-dielectric memory (FeRAM) and a flash memory. This MRAM stores information by utilizing a magneto-resistive effect in which a resistance of a device varies depending on a direction of magnetization. Development of a magnetic tunnel junction (MTJ) device of which magneto-resistance change ratio referred to as “MR” is greater than those of conventional devices and its application to the MRAM have been carried out in recent years, and such studies have revealed the possibility that a high-speed write operation comparable to that of a static random access memory (SRAM) and a high integration density comparable to that of a DRAM can be achieved. Therefore, the MRAM has now drawn an increasing attention as a promising applicant of the next generation memories.
The MTJ device has a three-layered structure in which an insulating film is sandwiched between two ferromagnetic layers FRL and FXL as shown in
FIG. 3
of the accompanying drawings. The insulating film TB is formed to a small thickness such that electrons can be transferred by a tunnel effect. The direction of magnetization of the ferromagnetic layer FXL is fixed as represented by an arrow MAF
2
whereas the direction of magnetization of the ferromagnetic layer FRL is controlled by an external magnetic field as represented by an arrow AMF
1
. The resistance between terminals A and B varies depending on the directions of magnetization in these two ferromagnetic layers. The resistance is low when the directions of magnetization are the same and is high when they are opposite. An MRAM to which such an MTJ device is applied is described, for example, in IEEE International Solid-State Circuits Conference, DIGEST OF TECHNICAL PAPERS, pp. 128-129, 2000 (hereinafter called the “cited reference 1”), and in the same DIGEST OF TECHNICAL PAPERS, pp. 130-131 (hereinafter called the “reference No. 2”). In either case, a construction in which one MTJ device and one transistor are connected in series constitutes a basic construction of a memory cell. When the transistor in a selected memory cell is conductive, a voltage is applied across both terminals of the MTJ device, and memory information is read out by detecting a current that flows through a data line in accordance with the magneto-resistance.
FIG. 4
shows a current that develops when a voltage is applied across both terminals of the MTJ device at a time T
1
. It will be assumed hereby that the resistance state is high when the MTJ device holds the memory information ‘0’ and is low when it holds the memory information ‘1’. At this time, a current ID(
1
) obtained by reading the memory cell holding the memory information ‘1’ is greater than a current ID(
0
) obtained by reading the memory cell holding the memory information ‘0’, and both currents assume positive values. Owing to such characteristics of the MTJ device, the following two problems develop in the read operation of the MRAM. First, a reference signal is necessary for discriminating the memory information from the read signal having one of the polarities. Second, because the MR of the MTJ is only dozens of percents, a read signal quantity is small and a stable read operation is difficult.
To solve these problems, the cited reference
1
employs a twin cell system using two MTJ devices and two transistors to constitute the memory cell. This system can acquire complementary read signals in accordance with the memory information of the memory cell. Therefore, discrimination of the information is easy and the signal quantity is great, too. However, because the memory cell area becomes twice, this system may be relatively disadvantageous for attaining a large capacity. In contrast, the cited reference No.
2
generates the reference signal by arranging a reference cell composed of one MTJ device and one transistor, each being the same as that of the memory cell, for each word line. This system can restrict the memory array area. However, it may presumably be difficult to form the reference cell that precisely generates the reference signal while variance of characteristics of each memory cell is taken into account. When any defect such as disconnection or short-circuit occurs in the reference cell or in data lines to which the reference cell is connected, the reference signal is not generated with the result that the memory information of a plurality of memory cells cannot be read out and a drop of yield is likely to occur. The present invention is completed on the basis of the examination result described above.
SUMMARY OF THE INVENTION
It is a first object of the present invention to provide a dummy cell for precisely generating a reference signal and to correctly read memory information stored in a memory cell composed of one MTJ device and one transistor.
It is a second object of the present invention to provide a redundancy system that can replace both memory cell and dummy cell.
It is a third object of the present invention to provide a large capacity MRAM having a high operation speed, a high integration density and high reliability.
Features of typical means of the present invention for accomplishing the objects described above are as follows. A memory cell is composed of one MTJ device and one transistor, and two memory cells holding complementary information are juxtaposed to constitute a dummy cell. This dummy cell is arranged for each word line pair. A current mirror circuit having a mirror ratio of 1:1 receives a current flowing through the memory cells to generate a read signal. In contrast, a current mirror circuit having a mirror ratio of 2:1 receives a current flowing through the dummy cell and generates a mean current so as to generate the reference signal.
REFERENCES:
patent: 3892051 (1975-07-01), Bunker
patent: 4259661 (1981-03-01), Todd
patent: 5226014 (1993-07-01), McManus
patent: 5258958 (1993-11-01), Iwahashi et al.
patent: 5285291 (1994-02-01), Schiller
patent: 5410509 (1995-04-01), Morita
patent: 5508960 (1996-04-01), Pinkham
patent: 5793697 (1998-08-01), Scheuerlein
patent: 6314014 (2001-11-01), Lowrey et al.
R. Scheuerlein et al, “A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell”, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 8, 2000, pp. 128-131.
International Search Report for Application No. PCT/US01/26592, dated Nov. 26, 2001 (mailing date).
S. Haykin, Adaptive Filter Theory, 3rdedition, esp. pp. 194, 483, Prentice Hall, 1996.
Bernard Widrow and Samuel Stearns, Adaptive Signal Processing, Prentice Hall, 1985.
G. H. Golub and C. F. Van Loan, Matrix Computations, 3rdedition, Johns Hopkins University Press,(esp. pp. 18-19), with examples tabulated on pp. 254, 263, and 270, 1996.
Harold Abelson and Gerald Sussman, Structure and Interpretation of Computer Programs, MIT Press and McGraw Hill, pp. 39-40.
J. S. Goldstein, I. S. Reed, and L. L. Scharf, A multistage representation of the Wiener filter based on orthogonal projections, IEEE Transactions on Information Theory, vol. 44, No. 7, pp. 2943-2959, Nov. 1998.
D. C. Ricks, and J. S. Goldstein, “Efficient architectures for implementing adaptive algorithms,” Proceedings of the 2000 Antenna Applications Symposium, pp. 29-41, Allerton Park, Monticello, Illinois, Sep. 20-22, 2000.
U.S. patent application Publication No. US 2001/0053104, Published Dec. 20, 2001, Tran et al.
Hanzawa Satoru
Sakata Takeshi
Hitachi , Ltd.
Le Thong
Mattingly Stanger & Malur, P.C.
Nelms David
LandOfFree
Semiconductor device having dummy cells and semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having dummy cells and semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having dummy cells and semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3001027