Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-03-15
1991-02-19
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307310, 323314, 323315, 323907, G05F 308
Patent
active
049946889
ABSTRACT:
Practical structures of an ultra large scale semiconductor integrated (ULSI) circuit especially a dynamic random access memory of 16 M bits or more are involved. The ULSI circuit uses internal operating voltages and how to construct a reference voltage generating circuit and a voltage limiter circuit in the ULSI circuit is a matter of importance. The operation of the reference voltage generating circuit and voltage limiter circuit can be stabilized, characteristics of these circuits are improved, and layout of these circuits as applied to memory cell array, peripheral circuits and the like can be improved. Improved methods of testing these circuits are provided.
REFERENCES:
patent: 3975648 (1976-08-01), Tobey, Jr. et al.
patent: 4100437 (1978-07-01), Hoff, Jr.
patent: 4454467 (1984-06-01), Sakaguchi
patent: 4473762 (1984-09-01), Iwahashi et al.
patent: 4477737 (1984-10-01), Ulmer et al.
patent: 4495425 (1985-01-01), McKenzie
patent: 4507572 (1985-03-01), Hashimoto et al.
patent: 4618815 (1986-10-01), Swanson
patent: 4675557 (1987-06-01), Huntington
ViHoz et al., "A Low-Voltage CMOS Bandgap Reference", IEEE JSSC, vol. SC-14, No. 3, Jun. 1979, pp. 573-577.
Kiyoo Itoh, et al., "FAM 18.6: An Experimental 1Mb DRAM with On-Chip Voltage Limiter", from ISSCC Digest of Technical Papers, Feb. 1984, pp. 282-283.
Masahide Takada, et al., "FAM 19.6: A 4Mb DRAM with Half Internal-Voltage Bitline Precharge", from ISSCC Digest of Technical Papers, Feb. 1986, pp. 270-271.
Tohru Furuyama, et al., "FAM 19.7: An Experimental 4Mb CMOS DRAM", from ISSCC Digest of Technical Papers, Feb. 1986, pp. 272-273.
Tohru Furuyama, et al., "A New On-Chip Voltage Converter for Submicrometer High-Density DRAM's", from IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3, Jun. 1987, pp. 437-441.
Paul R. Gray, et al., Analysis and Design of Analog Integrated Circuits, 2nd Ed., John Wiley and Sons, Inc., specifically, "Chapter 9: Frequency Response and Stability of Feedback Amplifiers".
Mitsumasa Koyanagi, et al., "A 5-V Only 16-kbit Stacked-Capacitor MOS RAM", from IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, Aug. 1980, pp. 661-666.
Katsuhiro Shimohigashi et al., "WAM 1.4: A 65ns DRAM with a Twisted Driveline Sense Amplifier", from ISSCC Digest of Technical Papers, Feb. 1987, pp. 18-19.
Aoki Masakazu
Etoh Jun
Horiguchi Masashi
Ikenaga Shin'ichi
Itoh Kiyoo
Hitachi , Ltd.
Hitachi VLSI Engineering Corporation
Hudspeth David
LandOfFree
Semiconductor device having a reference voltage generating circu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a reference voltage generating circu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a reference voltage generating circu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1145735