Semiconductor device fabrication method using connecting implant

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438282, 438291, 438305, 438358, 438360, 438363, 438370, 438373, 438420, 438526, 438527, H01L 218238

Patent

active

060571845

ABSTRACT:
A semiconductor device and method of fabrication for such device in which a P- epitaxial layer is positioned above a P++ substrate. A P++ buried layer implant is positioned within the device between the P++ substrate and the P- epitaxial layer. A connecting p+ implant is placed within the epitaxial layer above the buried p+ blanket layer implant. In one exemplary embodiment, the device includes a shallow P-well with the P+ connecting implant in a position within the epitaxial layer connecting the shallow P-well and the buried P+ blanket implant layer.

REFERENCES:
patent: 4761384 (1988-08-01), Neppl et al.
patent: 4855244 (1989-08-01), Hutter et al.
patent: 4940671 (1990-07-01), Small et al.
patent: 5019520 (1991-05-01), Komori et al.
patent: 5110749 (1992-05-01), Ikeda
patent: 5179036 (1993-01-01), Matsumoto
patent: 5262345 (1993-11-01), Nasser et al.
patent: 5296409 (1994-03-01), Merrill et al.
patent: 5302534 (1994-04-01), Monk et al.
patent: 5304833 (1994-04-01), Shigeki et al.
patent: 5374569 (1994-12-01), Yilmaz et al.
patent: 5376816 (1994-12-01), Nishigoori et al.
patent: 5401671 (1995-03-01), Komori et al.
patent: 5411898 (1995-05-01), Kinoshita et al.
patent: 5413949 (1995-05-01), Hong
patent: 5429956 (1995-07-01), Shell et al.
patent: 5474953 (1995-12-01), Shimizu et al.
patent: 5478759 (1995-12-01), Mametani et al.
patent: 5489543 (1996-02-01), Hong
patent: 5536665 (1996-07-01), Komori et al.
patent: 5624858 (1997-04-01), Terashima
patent: 5677209 (1997-10-01), Shon et al.
patent: 5702973 (1997-12-01), Mitani et al.
"A High-Performance Half-Micrometer Generation CMOS Technology for Fast SRAM's," IEEE Transactions on Electron Devices, vol. 38, No. 4, pp. 876-886, Apr. 1991.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device fabrication method using connecting implant does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device fabrication method using connecting implant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device fabrication method using connecting implant will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1593201

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.