Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Reexamination Certificate
2010-03-19
2010-10-26
Parekh, Nitin (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Wire contact, lead, or bond
C257S777000, C257S666000, C257SE23024, C257SE21509, C438S617000
Reexamination Certificate
active
07821140
ABSTRACT:
A semiconductor device has a first layer pressing portion that is formed by crushing a ball neck formed by bonding an initial ball onto a first layer pad of a first layer semiconductor die and pressing the side of a wire folded onto the crushed ball neck, a first wire extended in the direction of a lead from the first layer pressing portion, and a second wire that is looped from a second layer pad of a second layer semiconductor die toward the first layer pressing portion and joined onto the second layer pad side of the first layer pressing portion. Thereby, the connection of wires is performed at a small number of times of bonding, while reducing damages caused on the semiconductor dies.
REFERENCES:
patent: 5172851 (1992-12-01), Matsushita et al.
patent: 5299729 (1994-04-01), Matsushita et al.
patent: 5566876 (1996-10-01), Nishimaki et al.
patent: 6316838 (2001-11-01), Ozawa et al.
patent: 6946380 (2005-09-01), Takahashi
patent: 7064425 (2006-06-01), Takahashi et al.
patent: 7314818 (2008-01-01), Takahashi et al.
patent: 2002/0117330 (2002-08-01), Eldridge et al.
patent: 2003/0155405 (2003-08-01), Takahashi
patent: 2003/0166333 (2003-09-01), Takahashi
patent: 2004/0026480 (2004-02-01), Imai et al.
patent: 2004/0152292 (2004-08-01), Babinetz et al.
patent: 2006/0175383 (2006-08-01), Mii et al.
patent: 2007/0158392 (2007-07-01), Shimanuki
patent: 2008/0054052 (2008-03-01), Arakawa
patent: 2000124391 (2000-04-01), None
patent: 2001127246 (2001-05-01), None
patent: 2003243442 (2003-08-01), None
patent: 2004071983 (2004-03-01), None
patent: 2005116961 (2005-04-01), None
patent: 2005340777 (2005-12-01), None
Notification of Reason(s) for Refusal dated Jun. 30, 2009 from corresponding Japanese Application No. JP 2007-246033.
International Search Report dated Jul. 1, 2008 from corresponding International Application No. PCT/JP2008/055484.
Kiuchi Hayato
Mii Tatsunari
Katten Muchin & Rosenman LLP
Parekh Nitin
Shinkawa Ltd.
LandOfFree
Semiconductor device and wire bonding method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and wire bonding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and wire bonding method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4198685