Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1998-10-09
2000-07-04
Whitehead, Jr., Carl
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438595, 438669, 438671, 438763, H01L 213205
Patent
active
060838167
ABSTRACT:
A gate dielectric film 102, gates 104a formed of polysilicon, an offset oxidation film 106a formed of silicon nitride, and an etching stopper nitride film 108a formed of silicon nitride are sequentially formed on a silicon substrate 100, and side walls 110 formed of silicon nitride are formed on side surfaces of the offset oxidation film 106a and the etching stopper nitride film 108a. Since an oxidation polysilicon film 112 having better insulating characteristics than silicon nitride is formed on the side surfaces of the gates 14a by oxidation processing, the cross sectional thickness of the oxidation polysilicon film 112 can be made thin. A sum value of two times the cross sectional width of the etching stopper nitride film 108a and the cross sectional width of the side walls 110 is larger than the cross sectional width of the gates 104a, and the gates 104a are not etched when forming contact holes 116.
REFERENCES:
patent: 4818715 (1989-04-01), Chao
patent: 5162884 (1992-11-01), Liou et al.
patent: 5304504 (1994-04-01), Wei et al.
patent: 5384287 (1995-01-01), Fukase
patent: 5424240 (1995-06-01), Han
patent: 5468665 (1995-11-01), Lee et al.
patent: 5516713 (1996-05-01), Hsue et al.
patent: 5585295 (1996-12-01), Wu
patent: 5677206 (1997-10-01), Lee et al.
patent: 5804458 (1998-09-01), Tehrani et al.
patent: 5880008 (1999-03-01), Akiyama et al.
patent: 5880015 (1999-03-01), Hata
patent: 5923977 (1999-07-01), Ahmad et al.
"Scaling of a Polysilicon Etch Stop Process for Boardless Contacts in Deep Submicron Devices"; J. Gambino, et al; Jun. 7-8, 1994 VMIC Conference; pp. 386-388.
"A Margin-Free Contact Process Using an AI.sub.2 O.sub.3 Etch-Stop Layer For High Density Devices"; T. Fukase et al; Apr./1992; pp. 837-839.
Duong Khanh
Frank Robert J.
Jr. Carl Whitehead
Oki Electric Industry Co. Ltd.
LandOfFree
Semiconductor device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1485816