Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-04-25
2009-08-25
Booth, Richard A. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S264000, C257SE21176
Reexamination Certificate
active
07579241
ABSTRACT:
A semiconductor device comprises a semiconductor substrate, an electrically rewritable semiconductor memory cell provided on the semiconductor substrate, the memory cell comprising an island semiconductor portion provided on the surface of the semiconductor substrate or above the semiconductor substrate, a first insulating film provided on a top surface of the island semiconductor portion, a second insulating film provided on a side surface of the island semiconductor portion and being smaller in thickness than the first insulating film, and a charge storage layer provided on the side surface of the island semiconductor portion with the second insulating film interposed therebetween and on a side surface of the first insulating film, a third insulating film provided on the charge storage layer, and a control gate electrode provided on the third insulating film.
REFERENCES:
patent: 4979014 (1990-12-01), Hieda et al.
patent: 5135879 (1992-08-01), Richardson
patent: 6259135 (2001-07-01), Hsu et al.
patent: 6642573 (2003-11-01), Halliyal et al.
patent: 6803272 (2004-10-01), Halliyal et al.
patent: 6870215 (2005-03-01), Endoh et al.
patent: 2002/0011612 (2002-01-01), Hieda
patent: 2005/0121703 (2005-06-01), Hieda et al.
patent: 05-291586 (1993-11-01), None
patent: 6-163921 (1994-06-01), None
patent: 7-45797 (1995-02-01), None
patent: 08-017948 (1996-01-01), None
Hieda, K. et al., “Effects of a New Trench-Isolated Transistor Using Sidewall Gates”, IEEE Transactions on Electron Devices, vol. 36, No. 9, pp. 1615-1619, (Sep. 1989).
Notice of Reasons for Rejection issued by the Japanese Patent Office on Jun. 10, 2008, for Japanese Patent Application No. 2004-048170, and English-language translation thereof.
Hagishima Daisuke
Hieda Katsuhiko
Booth Richard A.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor device and method of manufacture thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacture thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacture thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4065546