Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Reexamination Certificate
2007-08-21
2007-08-21
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
C438S303000, C438S366000, C438S595000
Reexamination Certificate
active
10834474
ABSTRACT:
A semiconductor device comprises a substrate, a gate disposed on the substrate, and a source and drain formed in the substrate on both sides of the gate. The device further comprises a thin spacer having a first layer and a second layer formed on the sidewalls of the gate, wherein the first and second layers have comparable wet etch rates of at least 10 Å per minute using the same etchant.
REFERENCES:
patent: 5399387 (1995-03-01), Law et al.
patent: 6316302 (2001-11-01), Cheek et al.
patent: 6506653 (2003-01-01), Furukawa et al.
patent: 6551887 (2003-04-01), Kwon et al.
patent: 6764911 (2004-07-01), Hsu et al.
patent: 6777283 (2004-08-01), Maeda
patent: 6835640 (2004-12-01), Lee et al.
patent: 6884464 (2005-04-01), Luo et al.
patent: 6991991 (2006-01-01), Cheng et al.
patent: 7064071 (2006-06-01), Schwan
patent: 2001/0041398 (2001-11-01), Angello et al.
patent: 2002/0192868 (2002-12-01), Kim
patent: 2005/0074941 (2005-04-01), Nagatomo
patent: 2005/0272213 (2005-12-01), Wang et al.
Gregory Scott et al., “NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress”, 1999, pp. 34.4.1-34.4.4, 0-7803-5410-9/99, IEDM 99-827.
Shinya Ito et al., “Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design”, 2000, pp. 10.7.1-10.7.4, 0-7803-6438-4/00, IEDM 00-247.
A. Shimizu et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement”, 2001, pp. 19.4.1-19.4.4, 0-7803-7050-3/01, IEDM, 01-433.
Yasuo Nara et al., “Process and Device Technologies for High-Performance 0.13 μm FCRAM”, Jun. 2003, pp. 62-71, vol. 39, No. 1, FUJITSU Sci. Tech. J.
Chen Chia-Lin
Chen Chien-Hao
Chen Shih-Chang
Hsu Ju-Wang
Lee Tze Liang
Nguyen Khiem D
Smith Matthew
LandOfFree
Semiconductor device and method of making the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of making the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of making the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3861341