Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-04-26
2011-04-26
Le, Thao (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S369000
Reexamination Certificate
active
07932141
ABSTRACT:
A semiconductor device includes an n-type MIS transistor and a p-type MIS transistor. The n-type MIS transistor includes a first gate electrode formed on a first active region and a first sidewall formed on the side face of the first gate electrode. The p-type MIS transistor includes a second gate electrode formed on a second active region, a second sidewall formed on the side face of the second gate electrode and strain layers formed in the second active region. The second sidewall has a smaller thickness than the first sidewall.
REFERENCES:
patent: 6906360 (2005-06-01), Chen et al.
patent: 7407860 (2008-08-01), Kim et al.
patent: 2003/0181005 (2003-09-01), Hachimine et al.
patent: 2004/0029323 (2004-02-01), Shimizu et al.
patent: 2006/0157797 (2006-07-01), Tateshita
patent: 2009/0309166 (2009-12-01), Shima
Lee, W. H. et al., “High Performance 65 nm SOI Technology with Enhanced Transistor and Advanced-Low-K BEOL,” IEDM 2005, pp. 61-64.
Fujimoto Hiromasa
Nakanishi Kentaro
Yamada Takayuki
Le Thao
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Semiconductor device and method for fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2689624