Semiconductor device and laminated leadframe package

Details Semiconductor device and laminated leadframe package Semiconductor device and laminated leadframe package

2002-10-15

2004-07-27

Clark, Jasmine (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

C257S783000, C257S775000, C257S787000, C257S781000, C257S784000

Reexamination Certificate

active

06768186

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates in general to semiconductor devices and, more particularly, to small footprint packaged integrated circuits.
Electronic system manufacturers continue to demand components with higher performance and reliability along with a reduced physical size and manufacturing cost. In response, semiconductor manufacturers are developing techniques to reduce the component size and cost by mounting multiple components on a single leadframe that is encapsulated to form a single integrated circuit package.
The size of an integrated circuit package is determined in part by the minimum feature size of the package's leadframe, which sets the width and spacing of the leads. The minimum feature size typically is about equal to the thickness of the leadframe metal, which is a function of the mechanical requirements of the package and the electrical and thermal specifications of the encapsulated circuit. For example, high power circuits often require thicker leadframe metal to support high current levels and adequately dissipate heat generated by the circuit.
Small interconnect feature sizes previously have been achieved by mounting the circuitry on an interposer. An interposer is a type of printed circuit board with layers of thin metal foil sandwiched between dielectric layers and etched to produce the interconnect lines that electrically connect to the components mounted on the interposer. The metal foil is thin, so small feature sizes are achievable. However, for high current devices, the interposer's thin metal lines must be made wide, which offsets the benefit of using a thin foil layer and increases the package footprint. For high power applications, the high thermal resistance of the interposer's thin metal foil results in inadequate heat removal. Moreover, interposers have a high fabrication cost, which further limits their application.
Other devices use a rolled metal leadframe that achieves small feature sizes by thinning the metal with a half-etch technique that selectively etches away portions of the thickness of the leadframe. However, half-etching is poorly controlled when etching very thin leadframes (such as those used to produce very small feature sizes), thus thicker leadframe having larger feature sizes are typically used to produce low cost manufacturable leadframe.
Hence, there is a need for an integrated circuit and package that can house multiple components in a small footprint, has a high current and thermal dissipation capability and a high reliability while maintaining a low manufacturing cost.


REFERENCES:
patent: 4785137 (1988-11-01), Samuels
patent: 5177032 (1993-01-01), Fogal et al.
patent: 5234536 (1993-08-01), Parthasarathi et al.
patent: 5311057 (1994-05-01), McShane
patent: 5410180 (1995-04-01), Fujii et al.
patent: 5525836 (1996-06-01), Mennucci
patent: 5629559 (1997-05-01), Miyahara
patent: 6007668 (1999-12-01), Kodani et al.
patent: 6278264 (2001-08-01), Burstein et al.
patent: 6452278 (2002-09-01), DiCaprio et al.
patent: 6469374 (2002-10-01), Imoto
patent: 6482674 (2002-11-01), Kinsman
patent: 6489678 (2002-12-01), Joshi
patent: 2002/0038905 (2002-04-01), Sugizaki
patent: 2002/0140063 (2002-10-01), Yamazaki et al.
patent: 0706208 (2002-12-01), None
patent: 10-125849 (1998-10-01), None
patent: 11-238840 (1999-08-01), None
patent: 2001-345415 (2001-12-01), None
US 2002/0038905A1, Published Apr.4, 2002, Semiconductor Device Provided In Thin Package and Method For Manufacturing The Same, Sugizaki.
US 2002/0140077A1, Published Oct. 3, 2002, Multichip Semiconductor Package, King et al.
US 2002/0153615A1, Published Oct. 24, 2002, Multi-Chip Package Type Smeiconductor Device, Komiyama et al.
http://www.amkor.com/enablingtechnologies/SIP/index.cfm Amkor Technology, System in Package (SiP) Technology Solution Sheet, at www.amkor.com.

Affiliated with

Also associated with

Rating

Semiconductor device and laminated leadframe package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and laminated leadframe package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and laminated leadframe package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3239734