Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-06
2006-06-06
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S270000, C438S272000
Reexamination Certificate
active
07056793
ABSTRACT:
A semiconductor device, and method for manufacturing the same, manufactured by a simpler process, compared to a conventional trench lateral power MOSFET for a withstand voltage of 80 V, having a smaller device pitch and lower on-resistance per unit area as compared with a conventional lateral power MOSFET with a withstand voltage lower than 80 V. The semiconductor device may include a shallow and narrow trench formed in a substrate with small spacing, a drift region that is an n diffusion region formed around the trench, a gate oxide film having a uniform thickness of about 0.05 μm formed inside the trench, a gate polysilicon formed inside the gate oxide film, a base region and a source region that is an n+diffusion region formed in the surface region of the substrate, a drain region that is an n+diffusion region formed at the trench bottom, interlayer dielectric provided inside the gate polysilicon, and drain polysilicon filling a space inside the interlayer dielectric in the trench and electrically connecting to the drain region.
REFERENCES:
patent: 5122848 (1992-06-01), Lee et al.
patent: 5866931 (1999-02-01), Bulucea et al.
patent: 5963800 (1999-10-01), Augusto
patent: 6316807 (2001-11-01), Fujishima et al.
patent: 6355944 (2002-03-01), Alok
patent: 6495883 (2002-12-01), Shibata et al.
patent: 6545316 (2003-04-01), Baliga
patent: 6664163 (2003-12-01), Fujishima et al.
patent: 6696323 (2004-02-01), Yamaguchi et al.
patent: 6781197 (2004-08-01), Fujishima et al.
patent: 1094525 (2001-04-01), None
patent: 2000-114512 (2000-04-01), None
Verification of the Translation of the specification of Japanese Patent Application No. 2001-162384, filed on May 30, 2001.
Fujishima, Naoto and Salama, C. Andre T., “A Trench Lateral Power MOSFET Using Self-Aligned Trench Bottom Contact Holes”,Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada M5S 3G4, 4 Pages, IEEE, 1997.
Parthasarathy, V., et al., “A 0.35μm CMOS Based Smart Power Technology For 7V-50V Applications”,SmartMOS Technology Center, Semiconductor Products Sector, Motorola Inc., 4 Pages, IEEE, 2000, Catalog No. 00CH37094C.
U.S. Appl. No. 10/156,641, filed May 29, 2002, Naoto Fujishima, Fuji Electric Co., Ltd.
Coleman W. David
Fuji Electric & Co., Ltd.
Nguyen Khiem
LandOfFree
Semiconductor device and a method for manufacturing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and a method for manufacturing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and a method for manufacturing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3624927