Semiconductor device

Static information storage and retrieval – Read/write circuit – Precharge

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S206000, C365S204000

Reexamination Certificate

active

11363085

ABSTRACT:
The present invention provides a sense circuit for DRAM memory cell to cover the events that a sense time becomes remarkably longer when a power source voltage is lowered, a sense time under the low voltage condition becomes shorter when temperature rises and a sense time changes to a large extent for fluctuation of processes. The present invention provides the following typical effects. A switch means is provided between the bit line BL and local bit line LBL connected to the memory cells for isolation and coupling of these bit lines. The bit line BL is precharged to the voltage of VDL/2, while the local bit line LBL is precharged to the voltage of VDL. The VDL is the maximum amplitude voltage of the bit line BL. A sense amplifier SA comprises a first circuit including a differential MOS pair having the gate connected to the bit line BL and a second circuit connected to the local bit line LBL for full amplitude amplification and for holding the data. When the bit line BL and local bit line LBL are capacitance-coupled via a capacitor, it is recommended to use latch type sense amplifier SA connected to the local bit line LBL.

REFERENCES:
patent: 4777625 (1988-10-01), Sakui et al.
patent: 4973864 (1990-11-01), Nogami
patent: 5274598 (1993-12-01), Fujii et al.
patent: 5386394 (1995-01-01), Kawahara et al.
patent: 5436864 (1995-07-01), Koh et al.
patent: 5457657 (1995-10-01), Suh
patent: 5495440 (1996-02-01), Asakura
patent: 5526313 (1996-06-01), Etoh et al.
patent: 5854562 (1998-12-01), Toyoshima et al.
patent: 5886943 (1999-03-01), Sekiguchi et al.
patent: 5917745 (1999-06-01), Fujii
patent: 5978255 (1999-11-01), Naritake
patent: 5995403 (1999-11-01), Naritake
patent: 6104653 (2000-08-01), Proebsting
patent: 6201728 (2001-03-01), Narui et al.
patent: 6292015 (2001-09-01), Ooishi et al.
patent: 6333884 (2001-12-01), Kato et al.
patent: 6452851 (2002-09-01), Endo et al.
patent: 64-1195 (1989-01-01), None
patent: 5-109272 (1993-04-01), None
Lee, K-C., et al., “Low Voltage High Speed Circuit Designs for Giga-bit DRAMs”,1996 Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 104-105.
Itoh, Kiyoo,VLSI Memory Design, Baifukan, 1994, pp. 162-163.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3740488

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.