Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2000-11-08
2003-11-11
Ton, David (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S742000
Reexamination Certificate
active
06647520
ABSTRACT:
CROSS REFERENCE TO RELATED APPLICATIONS
The subject application is related to subject matter disclosed in Japanese Patent Application No. H 11-317887 filed on Nov. 9, 1999 in Japan to which the subject application claims priority under Paris Convention and which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device having memory circuits.
Memory-logic LSIs (system LSIs) have been popular recently. These LSIs are used to constitute a specific system by mounting memory circuits and logic circuits on one chip. Circuits that are usually mounted on separate chips are mounted on one chip for memory-logic LSIs, thus requiring higher performance, lower power consumption and miniaturization (reduction of components).
There are two types for memory-logic LSIs. One is a custom LSI having custom logic and memory circuits. The other type is a ASIC (Application Specific IC) that is a semi-custom LSI having memory circuits memory macro cells) designed as function blocks.
ASICs are very popular for their flexibility to a variety of users' demands because they can be rearranged in a short turn around time.
As memory macro cells for ASICs, re-configurable memory macro cells have been developed.
Re-configurable memory macro cells are, however, disadvantageous in high cost for testing each macro cell due to different test programs for a plurality of different types of products using memory macro cells configured differently.
Moreover, memory macro cells cannot be tested at the same time due to different address spaces for a plurality of memory macro cells mounted on a one-chip memory-logic LSI.
SUMMARY OF THE INVENTION
A purpose of the present invention is to provide a LSI having re-configurable memory circuits with a low cost for memory testing and also switching in performance specifications.
The present invention provides a semiconductor device including: at least one logic circuit; and at least one memory macro cell having a plurality of memory cell array blocks each composed of a plurality of memory cells, wherein addresses for designating the memory cell array blocks in test are selected among external addresses by a switching signal.
Moreover, the present invention provides a semiconductor device including: at least one logic circuit; and a plurality of memory macro cells having a plurality of memory cell array blocks each composed of a plurality of memory cells, wherein at least one of the memory macro cells is switched in configuration as having the same length of rows or columns between the memory cell array blocks in test, the configuration being different from a configuration of row and column for a regular operation.
Furthermore, the present invention provides a semiconductor device having a plurality of memory macro cells, each memory macro cell including: a plurality of memory cell array blocks each having a plurality of memory cells, composed of rows and columns; a decoder configured to decode a row or a column address signal to select at least one memory cell located on a row or a column corresponding to the decoded address signal; and a switching circuit configured to convert the row or the column address signal in response to a switching signal and supply the converted signal to the decoder to set address spaces having the same number of rows or columns between the plurality of memory cells.
Moreover, the present invention provides a method of testing a semiconductor device having at least one logic circuit and at least one memory macro cell having a plurality of memory cell array blocks each composed of a plurality of memory cells, including the step of selecting addresses for designating the memory cell array blocks among external addresses by a switching signal.
Furthermore, the present invention provides a method of testing a semiconductor device having at least one logic circuit and a plurality of memory macro cells having a plurality of memory cell array blocks each composed of a plurality of memory cells, including the step of switching at least one of the memory macro cells in configuration as having the same length of rows or columns between the memory macro cells, the configuration being different from a configuration of row and column for a regular operation.
REFERENCES:
patent: 5105388 (1992-04-01), Itano et al.
patent: 5241510 (1993-08-01), Kobayashi et al.
patent: 5559748 (1996-09-01), Numata et al.
patent: 6477072 (2002-11-01), Shimizu et al.
patent: 6496947 (2002-12-01), Schwarz
Yabe et al., “A Configurable DRAM Macro Design for 2112 Derivative Organizations to be Synthesized Using a Memory Generator,” IEEE Journal of Solid-State Circuits (Nov. 1998), 33:1752-57.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Ton David
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3131078