Self verifying communications testing

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07409618

ABSTRACT:
A system and method for testing a device with multiple interfaces by generating a predetermined data pattern within the device, transmitting the pattern to a test analyzer, generating a second predetermined data pattern within the test analyzer, and simultaneously transmitting the second test pattern to the device where the second test pattern is verified. The first and second test patterns may be the same or different, depending on the application. Further, the transmit and receive paths may be tested separately and independently in addition to simultaneously.

REFERENCES:
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 6961317 (2005-11-01), Abramovitch et al.
patent: 6993696 (2006-01-01), Tanizaki et al.
patent: 7127648 (2006-10-01), Jiang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Self verifying communications testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self verifying communications testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self verifying communications testing will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3999983

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.